In this paper, a 2-stage low noise amplifier (LNA) is implemented in a 90 nm CMOS technology for 2.4 GHz applications. The measurement results show a noise figure of 3.2 dB with a gain 19.9 dB. The circuit consumes 6 mA from a 1.2 V supply, and has 7.2 mW power consumption. The core size is 1.1 mm × 0 95 mm and the chip size including pads is 1.34 mm × 1 mm.
INTRODUCTION
With the rapid development and large demand of wireless communication, the low-cost and highly integration has become the essential design targets for the recent communication integrated circuits (ICs). The many new wireless communication standards have been defined that radio-frequency (RF) applications as ZigBee or Bluetooth are taking the market area of short range and low rate communications. Transceiver architecture is shown in Figure 1 . 1 Low noise amplifier (LNA) is a core device which directly determines the performance of transceiver system. The first on-chip active stage of a RF front-end is commonly an LNA. Various CMOS LNA topologies have been studied. For example, an energy aware CMOS receiver front end for low power 2.4 GHz application, 2 a wideband low power low noise amplifier in CMOS technology, 3 a low voltage CMOS LNA design utilizing the technique of capacitive feedback matching network, 4 a 2.4 GHz resistive feedback LNA in 0.13 m CMOS, 5 a subthreshold low noise amplifier optimized for ultralow power applications in the ISM band, 6 a modified architecture used for input matching in CMOS low noise amplifiers, 7 a compact 2.4/5.2 GHz CMOS dual-band low noise amplifier, 8 a 2.4 GHz fast switchable LNA with transformer matching for wireless wake-up receivers, 9 2.4 GHz single-ended input low power low voltage active front-end for ZigBee applications in 90 nm CMOS, 10 a 2.4 GHz ultra-low power high gain LNA utilizing -match and capacitive feedback input network, 11 and a high conversion gain, low noise figure RF CMOS receiver frontend IC for 2.4 GHz applications. 12 In this paper, a LNA is fully integrated and designed for 2.4 GHz applications in 90 nm CMOS technology. Section 2 explains the LNA design, and Section 3 describes measurement * Author to whom correspondence should be addressed.
results. The RF receiver designs are explained in Section 4. Finally, Section 5 concludes this work.
LNA DESIGN
In this section, we will present design of fully integrated 2.4 GHz LNA. Figure 2 shows a schematic of 2-stage inductive sourcedegeneration common-source LNA. This LNA uses degeneration inductor for input match the impedance of 50 .
Analysis of Matching Circuit
In this circuit, DC voltage is blocked by capacitor which is Cin and Cex is used for noise matching and input matching. Ls and Lg are used for input matching, and Ls is degeneration inductor. Ld, Cd and Cout are used for output matching. Equivalent circuit of small signal analysis for input matching is shown in Figure 3 . 13 We can obtain the following equation for input matching by analyzing the input impedance in Figure 3 :
In order to 50 termination of input port, real part of input impedance is equal to 50 and imaginary part of input impedance is equal to zero. Real part of input impedance is g m L s /C gs and imaginary part of input impedance is s L s + L g + 1/sC g + 1/sC gs .
Electromagnetic Simulation
The LNA was designed and fabricated using 1-poly 5-metal 90 nm CMOS technology. This CMOS technology has ultra-thick metal which has thickness of 2.77 m, and is located in top metal. As inductor has more thickness, inductor has higher quality factor. Therefore, the top metal has ultra-thickness in RF systems. Figure 4 depicts structure of inductor using electromagnetic (EM) simulation. This inductor has width of 6 m and 6.5 turn. Figure 5 shows EM simulation results of inductor specification such as inductance and Q factor. This inductor has inductance of 7.7 nH at 2.4 GHz and Q factor of 6 at 2.4 GHz. We obtain optimized inductors and interconnection lines using EM simulation.
MEASUREMENT RESULTS
The LNA circuit was fabricated using 90 nm CMOS technology. A microphotograph of the LNA on the PCB is shown in Figure 6 technology. A microphotograph of the LNA on the PCB is shown in Figure 6 .
The figure is shown that the LNA circuit was characterized by on-PCB measurements using SMA connector, and the figure shows 2-port measurement setup for measurements of S-parameters and noise figure. Figure 7 shows measured and simulated S-parameters. S-parameter measurements were carried out using RF cable, 2.9 mm to SMA adaptor and Agilent E8358A network analyzer. The measurement result of input return loss is 24.6 dB at 2.4 GHz, and the output return loss is 5.6 dB at 2.4 GHz. S21 is gain in LNA and 19.9 dB at 2. Table I . These table and figures show that measured results is similar to simulated results. Using EM simulation of accurate structure, we obtained these results.
RECEIVER DESIGN
Key components of receiver are LNA and mixer. Mixer has a variety of topologies. The mixer is designed using single balanced active structure. Active mixer has power consumption. However, active mixer can obtain conversion gain. Figure 9 shows a schematic of single balanced active mixer.
The simulated result of input return loss is 15.4 dB at 2.4 GHz and conversion gain is 15.8 dB at 10 MHz. The power consumption of mixer is 4.75 mW. Figure 10 depicts layout of the single balanced active mixer. This figure shows that LO input is differential signal and symmetric structure.
The effective area of mixer is 1 26 × 0 72 mm 2 and including pad size is 1 5 × 0 82 mm 2 . The layout of receiver is shown in Figure 11 . The receiver structure consists of LNA and active mixer. The simulated result of input return loss is 17 dB at 2.4 GHz and conversion gain is 44.2 dB at input power of −40 dBm. The power consumption of receiver is 12.74 mW. The effective area of receiver is 2 37 × 0 95 mm 2 and including pad size is 2 61 × 1 mm 2 . Summarization of simulated results about active mixer and receiver at RF frequency of 2.4 GHz and IF frequency of 10 MHz are shown in Table II .
CONCLUSIONS
This letter presented a 2.4 GHz 2-stage LNA in 90 nm CMOS technology. The amplifier has gain of 19.9 dB and consumes DC power of 7.2 mW. Then, the mixer and receiver were designed based on the LNA using 90 nm CMOS technology. The receiver results show that conversion gain of 44.2 dB and noise figure of 4.23 dB.
